AT25DF321
8. Program and Erase Commands
8.1
Byte/Page Program
The Byte/Page Program command allows anywhere from a single byte of data to 256 bytes of
data to be programmed into previously erased memory locations. An erased memory location is
one that has all eight bits set to the logical “1” state (a byte value of FFh). Before a Byte/Page
Program command can be started, the Write Enable command must have been previously
issued to the device (see Write Enable command description) to set the Write Enable Latch
(WEL) bit of the Status Register to a logical “1” state.
To perform a Byte/Page Program command, an opcode of 02h must be clocked into the device
followed by the three address bytes denoting the first byte location of the memory array to begin
programming at. After the address bytes have been clocked in, data can then be clocked into the
device and will be stored in an internal buffer.
If the starting memory address denoted by A23-A0 does not fall on an even 256-byte page
boundary (A7-A0 are not all 0), then special circumstances regarding which memory locations
will be programmed will apply. In this situation, any data that is sent to the device that goes
beyond the end of the page will wrap around back to the beginning of the same page. For exam-
ple, if the starting address denoted by A23-A0 is 0000FEh, and three bytes of data are sent to
the device, then the first two bytes of data will be programmed at addresses 0000FEh and
0000FFh while the last byte of data will be programmed at address 000000h. The remaining
bytes in the page (addresses 000001h through 0000FDh) will be unaffected and will not change.
In addition, if more than 256 bytes of data are sent to the device, then only the last 256 bytes
sent will be latched into the internal buffer.
When the CS pin is deasserted, the device will take the data stored in the internal buffer and pro-
gram it into the appropriate memory array locations based on the starting address specified by
A23-A0 and the number of complete data bytes sent to the device. If less than 256 bytes of data
were sent to the device, then the remaining bytes within the page will not be altered. The pro-
gramming of the data bytes is internally self-timed and should take place in a time of t PP .
The three address bytes and at least one complete byte of data must be clocked into the device
before the CS pin is deasserted, and the CS pin must be deasserted on even byte boundaries
(multiples of eight bits); otherwise, the device will abort the operation and no data will be pro-
grammed into the memory array. In addition, if the address specified by A23-A0 points to a
memory location within a sector that is in the protected state (see “Protect Sector” on page 13 ),
then the Byte/Page Program command will not be executed, and the device will return to the idle
state once the CS pin has been deasserted. The WEL bit in the Status Register will be reset
back to the logical “0” state if the program cycle aborts due to an incomplete address being sent,
an incomplete byte of data being sent, or because the memory location to be programmed is
protected.
While the device is programming, the Status Register can be read and will indicate that the
device is busy. For faster throughput, it is recommended that the Status Register be polled
rather than waiting the t PP time to determine if the data bytes have finished programming. At
some point before the program cycle completes, the WEL bit in the Status Register will be reset
back to the logical “0” state.
The device also incorporates an intelligent programming algorithm that can detect when a byte
location fails to program properly. If a programming error arises, it will be indicated by the EPE
bit in the Status Register.
9
3669B–DFLASH–6/09
相关PDF资料
AT25F1024AN-10SU-2.7 IC FLASH 1MBIT 33MHZ 8SOIC
AT25F2048N-10SU-2.7 IC FLASH 2MBIT 33MHZ 8SOIC
AT25F4096W-10SU-2.7 IC FLASH 4MBIT 33MHZ 8SOIC
AT25HP512W2-10SI-2.7 SL383 IC EEPROM 512KBIT 10MHZ 16SOIC
AT26DF081A-SSU IC FLASH 8MBIT 70MHZ 8SOIC
AT26DF161-SU IC FLASH 16MBIT 66MHZ 8SOIC
AT26DF161A-MU IC FLASH 16MBIT 70MHZ 8QFN
AT26DF321-SU IC FLASH 32MBIT 66MHZ 8SOIC
相关代理商/技术参数
AT25DF512C-MAHNGU-T 功能描述:IC FLASH 512KB 8UDFN 制造商:adesto technologies 系列:- 包装:带卷(TR) 零件状态:有效 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-UFDFN 裸露焊盘 供应商器件封装:8-UDFN(2x3) 标准包装:5,000
AT25DF512C-MAHNGU-Y 功能描述:IC FLASH 512KB 8UDFN 制造商:adesto technologies 系列:- 包装:托盘 零件状态:停产 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-UFDFN 裸露焊盘 供应商器件封装:8-UDFN(2x3) 标准包装:490
AT25DF512C-MAHN-T 功能描述:IC FLASH 512KB 8UDFN 制造商:adesto technologies 系列:- 包装:剪切带(CT) 零件状态:有效 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-UFDFN 裸露焊盘 供应商器件封装:8-UDFN(2x3) 标准包装:1
AT25DF512C-MAHN-Y 功能描述:IC FLASH 512KB 8UDFN 制造商:adesto technologies 系列:- 包装:托盘 零件状态:停产 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-UFDFN 裸露焊盘 供应商器件封装:8-UDFN(2x3) 标准包装:490
AT25DF512C-SSHN-B 功能描述:IC FLASH 512KB 8SOIC 制造商:adesto technologies 系列:- 包装:管件 零件状态:有效 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商器件封装:8-SOIC 标准包装:98
AT25DF512C-SSHNGU-B 功能描述:IC FLASH 512KB 8SOIC 制造商:adesto technologies 系列:- 包装:管件 零件状态:有效 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商器件封装:8-SOIC 标准包装:98
AT25DF512C-SSHNGU-T 功能描述:IC FLASH 512KB 8SOIC 制造商:adesto technologies 系列:- 包装:带卷(TR) 零件状态:有效 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商器件封装:8-SOIC 标准包装:4,000
AT25DF512C-SSHN-T 功能描述:IC FLASH 512KB 8SOIC 制造商:adesto technologies 系列:- 包装:剪切带(CT) 零件状态:停产 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:512K(64K x 8) 速度:85MHz 接口:SPI 串行 电压 - 电源:1.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C(TC) 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商器件封装:8-SOIC 标准包装:1